R Satheeskumar, “Variation-Aware VLSI Design Methodology for Reliable Nanoscale CMOS Circuits”, National Journal of Advanced VLSI Design and Systems, vol. 1, no. 1, pp. 125–132, Jan. 2026.