R Satheeskumar. 2026. “Variation-Aware VLSI Design Methodology for Reliable Nanoscale CMOS Circuits”. National Journal of Advanced VLSI Design and Systems 1 (1):125-32. https://iaeces.com/Index/index.php/NJAVDS/article/view/194.