H. T. Rai, G. W. Mu, R. Q. Lu. (2026). Machine Learning-Assisted Routing Optimization for Scalable Network-on-Chip Architectures. National Journal of Advanced VLSI Design and Systems, 1(1), 91–98. Retrieved from https://iaeces.com/Index/index.php/NJAVDS/article/view/191