1.
Charpe Prasanjeet Prabhakar. Hardware-Efficient VLSI Design of AI-Enhanced Signal Processing Pipelines for Resource-Constrained Platforms. Journal of Integrated VLSI and Signal Processing [Internet]. 2026 Jan. 15 [cited 2026 Jul. 11];1(1):42-9. Available from: https://iaeces.com/Index/index.php/JIVSP/article/view/50