S. Praveen Kumar. Algorithm–Architecture Co-Design of High-Throughput DSP Hardware Accelerators for Next-Generation Embedded Systems. Journal of Integrated VLSI and Signal Processing [Internet]. 2026 Jan. 12 [cited 2026 Aug. 1];1(1):26-34. Available from: https://iaeces.com/Index/index.php/JIVSP/article/view/48