Charpe Prasanjeet Prabhakar. “Hardware-Efficient VLSI Design of AI-Enhanced Signal Processing Pipelines for Resource-Constrained Platforms”. Journal of Integrated VLSI and Signal Processing 1, no. 1 (January 15, 2026): 42–49. Accessed July 11, 2026. https://iaeces.com/Index/index.php/JIVSP/article/view/50.