S. Praveen Kumar. “Algorithm–Architecture Co-Design of High-Throughput DSP Hardware Accelerators for Next-Generation Embedded Systems”. Journal of Integrated VLSI and Signal Processing 1, no. 1 (January 12, 2026): 26–34. Accessed July 31, 2026. https://iaeces.com/Index/index.php/JIVSP/article/view/48.