S. Praveen Kumar. “Algorithm–Architecture Co-Design of High-Throughput DSP Hardware Accelerators for Next-Generation Embedded Systems”. Journal of Integrated VLSI and Signal Processing, vol. 1, no. 1, Jan. 2026, pp. 26-34, https://iaeces.com/Index/index.php/JIVSP/article/view/48.