Charpe Prasanjeet Prabhakar. (2026). Hardware-Efficient VLSI Design of AI-Enhanced Signal Processing Pipelines for Resource-Constrained Platforms. Journal of Integrated VLSI and Signal Processing, 1(1), 42–49. Retrieved from https://iaeces.com/Index/index.php/JIVSP/article/view/50