S. Praveen Kumar. (2026). Algorithm–Architecture Co-Design of High-Throughput DSP Hardware Accelerators for Next-Generation Embedded Systems. Journal of Integrated VLSI and Signal Processing, 1(1), 26–34. Retrieved from https://iaeces.com/Index/index.php/JIVSP/article/view/48