R Satheeskumar (2026) “Thermal-Aware and Reliability-Driven Floorplanning Techniques for Nanoscale VLSI Circuits”, IAECES Journal of Electronics and Communication Engineering, pp. 135–142. Available at: https://iaeces.com/Index/index.php/JECEs/article/view/154 (Accessed: 29 July 2026).