R Satheeskumar. 2026. “Thermal-Aware and Reliability-Driven Floorplanning Techniques for Nanoscale VLSI Circuits”. IAECES Journal of Electronics and Communication Engineering, March, 135-42. https://iaeces.com/Index/index.php/JECEs/article/view/154.