R Satheeskumar 2026. Thermal-Aware and Reliability-Driven Floorplanning Techniques for Nanoscale VLSI Circuits. IAECES Journal of Electronics and Communication Engineering. (Mar. 2026), 135–142.